



Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet

1

of

1

Complete If Known

Application Number	10/749,429
Filing Date	December 31, 2003
First Named Inventor	LyoneL Renaud
Art Unit	2631 2611
Examiner Name	To Be Determined
Attorney Docket Number	42P18012

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
JP		Ravi Budruk, et al., "PCI Express System Architecture", PC System Architecture Series, MindShare, Inc., Addison-Wesley copyright 2004, ISBN #0-3212-15630-7 (Contents, pages vii-xxxvii; Part Three The Physical Layer - Chapter 11 Physical Layer Logic, pages 397-451; and Chapter 12 Electrical Physical Layer, pages 453-486)	
JP		"PCI Express™ Base Specification Revision 1.0a", April 15, 2003 (Incorporated Errata C1-C67 and E1-E4.17) PCI Express (Contents, pages 3-8; and Section 4.2.7 Clock Tolerance Compensation through Section 4.2.8 Compliance Pattern, pages 200-201)	

Examiner Signature	phuong phu	Date Considered	5/24/07
--------------------	------------	-----------------	---------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

¹Applicant's unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.

Based on PTO/SB/08B (08-03) as modified by Blaskey, Solokoff, Taylor & Zefman (wtr) 08/11/2003.
Send To: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450